Yeah, there’s lots of hypothetical routes. I was really more considering how much of an impact it would have to give a few tens of millions to a few TSMC design engineers to include something on the compute dies. The specific issue with ASICs is that manipulations could be present below firmware, baked in at the physical silicon level, and with modern lithographic densities there’s essentially no mechanism for anyone to check to make sure that hasn’t happened.